




Amplitude Range




Amplitude Range Subdivided Into Four Components, $N_{\text{components}} = 4$



Amplitude Range Component 2 Subdivided Into Twenty Sub-components, $N_{\text{subcomponents}}(2) = 20$



Sub-component 8 of component 2 Subdivided Into Ten Smaller Components, $N_{\text{smaller components}}(2,8) = 10$



108 ~ Smaller Component 5 of Sub-component 8 of Component 2
Subdivided into X Even Smaller Components,
 $N_{\text{even smaller components}}(2,8,5) = X$, and so on.

FIGURE 1. Non-temporal Layout Parameters




FIGURE 2a.




FIGURE 2b.




FIGURE 2c.

091638192 081500




FIGURE 2d.




FIGURE 2e.




FIGURE 2f.




FIGURE 2g.




FIGURE 2h.




FIGURE 2i.




FIGURE 2j.




FIGURE 2k.

09638192-081500




FIGURE 21.




FIGURE 2m.




FIGURE 2n.




FIGURE 2o.




FIGURE 3a





FIGURE 3b

Non-Allowable Regions - Viewed Separately



- 410 ~ A Non-allowable region defined by component minimum value or component maximum value
- 412 ~ B Non-allowable region defined by minimum and maximum values
- 414 ~ C Non-allowable region defined by minimum delta from value of pulse 1 or pulse 2
- 416 ~ D Non-allowable region defined by maximum delta from value of pulse 1 or pulse 2
- 418 ~ E Non-allowable region defined by minimum and maximum delta from value of pulse 1 or pulse 2

Non-Allowable Regions - Combined






FIGURE 4a. Non-allowable Regions

Example 1: Non-allowable Regions of Smaller Size Than Allowable Regions



Example 2: Non-allowable Regions of Same Size as Allowable Regions



Example 3: Non-allowable Regions of Larger Size Than Allowable Regions




FIGURE 4b.

005180" 26T8E960




FIGURE 4c.




FIGURE 5a




FIGURE 5b




FIGURE 5c




FIGURE 5d




FIGURE 6a




FIGURE 6b




FIGURE 6c




FIGURE 6d




FIGURE 7a




FIGURE 7b




FIGURE 8a. Linear Feedback Shift Register





FIGURE 8b. Lagged-Fibonacci Shift Register Generator






FIGURE 10

005780" 26T8E960